( en | de | ru )

 

Disambiguation of "Sánchez, Ernesto"

Author of the publication

copydeleteadd this publication to your clipboard
An Evolutionary Methodology for Test Generation for Peripheral Cores Via Dynamic FSM Extraction.

, , , and . EvoWorkshops, volume 4974 of Lecture Notes in Computer Science, page 214-223. Springer, (2008)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

David Sánchez Sánchez

Antonia Sánchez

Yerson Sánchez

Nydia Sánchez

David Sánchez

 

Other publications of authors with the same name

Automatic detection of software defects: an industrial experience., , , , , and . GECCO, page 1921-1922. ACM, (2009)Towards automated malware creation: code generation and code integration., , , , and . SAC, page 157-160. ACM, (2014)Diagnostic Test Generation for Statistical Bug Localization Using Evolutionary Computation., , , , , , and . EvoApplications, volume 8602 of Lecture Notes in Computer Science, page 425-436. Springer, (2014)Parallel software-based self-test suite for multi-core system-on-chip: Migration from single-core to multi-core automotive microcontrollers., , , , and . DTIS, page 1-6. IEEE, (2018)Group evolution: Emerging synergy through a coordinated effort., , and . IEEE Congress on Evolutionary Computation, page 2662-2668. IEEE, (2011)Hybrid on-line self-test architecture for computational units on embedded processor cores., , , and . DDECS, page 1-6. IEEE, (2019)Tutorial: Silicon Systems for Wireless LAN., , , and . DDECS, page 157-158. IEEE, (2021)A Model-Based Framework to Assess the Reliability of Safety-Critical Applications., , , , and . DDECS, page 41-44. IEEE, (2021)A local analysis of an incremental evolutionary tool for processor diagnosis., , , and . IEEE Congress on Evolutionary Computation, page 3467-3473. IEEE, (2007)An Open-Source Verification Framework for Open-Source Cores: A RISC-V Case Study., , , , , , and . VLSI-SoC, page 43-48. IEEE, (2018)