( en | de | ru )

 

Disambiguation of "Sikdar, Biplab K."

Author of the publication

copydeleteadd this publication to your clipboard
Design of Fault Tolerant Universal Logic in QCA.

, , , and . ISED, page 166-170. IEEE Computer Society, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Biplab Biswas

Biplab Maji

Aman K K Bhasin

K Abeyratne

Krishna-K

 

Other publications of authors with the same name

Synthesis of Reversible Asynchronous Cellular Automata for Pattern Generation with Specific Hamming Distance., , and . ACRI, volume 7495 of Lecture Notes in Computer Science, page 643-652. Springer, (2012)Programmable Cellular Automata (PCA) Based Advanced Encryption Standard (AES) Hardware Architecture., , , and . ACRI, volume 6350 of Lecture Notes in Computer Science, page 271-274. Springer, (2010)Cellular Automata Evolution for Pattern Classification., , and . ACRI, volume 3305 of Lecture Notes in Computer Science, page 660-669. Springer, (2004)Performance Analysis of Disability Based Fault Tolerance Techniques for Permanent Faults in Chip Multiprocessors., and . VDAT, volume 711 of Communications in Computer and Information Science, page 217-224. Springer, (2017)ReMiT: Redundancy Migration for Latency Aware Fault Tolerant Cache Design in Multicore., , and . ISED, page 80-84. IEEE, (2018)An Efficient Multiplexer in Quantum-dot Cellular Automata., , , and . VDAT, volume 7373 of Lecture Notes in Computer Science, page 350-351. Springer, (2012)An Energy Effilcient Monitoring of Ad-Hoc Sensor Network with Cellular Automata., , , and . SMC, page 5100-5105. IEEE, (2006)A cellular automata based highly accurate memory test hardware realizing March C-., , and . Microelectron. J., (2016)Cellular Automata Model for Cost Optimal Design of Steel Building Frames., , , and . IICAI, page 1440-1455. IICAI, (2007)Nonlinear CA Based Scalable Design of On-Chip TPG for Multiple Cores., , and . Asian Test Symposium, page 331-334. IEEE Computer Society, (2004)