( en | de | ru )

 

Disambiguation of "Sayedi, Sayed Masoud"

Author of the publication

copydeleteadd this publication to your clipboard
An efficient and high-speed VLSI implementation of optimal normal basis multiplication over GF(2m).

, , and . Integr., (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sayed Fathey Sayed

Masoud Jannat

Masoud Khiabanchian

Masoud Ansari

Masoud Rafizadeh

 

Other publications of authors with the same name

A nonlinearity error calibration technique based on an opamp distortion modeling., and . APCCAS, page 806-809. IEEE, (2008)Calibration of high-resolution flash ADCS based on histogram test methods., , , , and . ICECS, page 114-117. IEEE, (2010)A frequency based digital background calibration technique for pipelined ADCs., , , and . ICECS, page 1209-1212. IEEE, (2008)Low-power dual-edge triggered state-retention scan flip-flop., , and . IET Comput. Digit. Tech., 4 (5): 410-419 (2010)A low power D3L 16-bit radix- 4 pipelined SRT divider., and . CCECE, page 1-6. IEEE, (2012)Full-custom hardware implementation of point multiplication on binary Edwards curves for application-specific integrated circuit elliptic curve cryptosystem applications., , and . IET Circuits Devices Syst., 11 (6): 568-578 (2017)A nonlinearity error calibration technique for pipelined ADCs., , , and . Integr., 44 (3): 229-241 (2011)Fault coverage improvement and test vector generation for combinational circuits using spectral analysis., and . CCECE, page 1-5. IEEE, (2012)FPGA based fast and high-throughput 2-slow retiming 128-bit AES encryption algorithm., , and . Microelectron. J., 45 (8): 1014-1025 (2014)High-speed and pipelined finite field bit-parallel multiplier over GF(2m) for elliptic curve cryptosystems., , and . ISCISC, page 15-20. IEEE, (2014)