( en | de | ru )

 

Disambiguation of "Gupta, Aseem"

Author of the publication

copydeleteadd this publication to your clipboard
Multiple sleep modes leakage control in peripheral circuits of a all major SRAM-based processor units.

, , , , , and . Conf. Computing Frontiers, page 297-308. ACM, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ashutosh Kumar Gupta

Renee Gupta

Jan Chandra Gupta

Ajay Kumar Gupta

Shashank Gupta

 

Other publications of authors with the same name

Reference Voltage Buffer for Hybrid RC-DAC SAR ADCs in 130 nm CMOS Process., , , , , , and . ISCAS, page 1-4. IEEE, (2021)Performance Analysis of Embedded Systems in the Virtual Component Co-Design Environment., , and . ECBS, page 61-68. IEEE Computer Society, (2004)An Introduction to the Plasma Language., , , and . MTV, page 12-22. IEEE Computer Society, (2005)RELOCATE: Register File Local Access Pattern Redistribution Mechanism for Power and Thermal Management in Out-of-Order Embedded Processor., , , , , and . HiPEAC, volume 5952 of Lecture Notes in Computer Science, page 216-231. Springer, (2010)Embedded FPGA Developments in 130nm and 28nm CMOS for Machine Learning in Particle Detector Readout., , , , , , , and . CoRR, (2024)Multiple sleep modes leakage control in peripheral circuits of a all major SRAM-based processor units., , , , , and . Conf. Computing Frontiers, page 297-308. ACM, (2010)PTSMT: A Tool for Cross-Level Power, Performance, and Thermal Exploration of SMT Processors., , , , and . VLSI Design, page 421-427. IEEE Computer Society, (2008)LEAF: A System Level Leakage-Aware Floorplanner for SoCs., , , , and . ASP-DAC, page 274-279. IEEE Computer Society, (2007)Thermal Aware Global Routing of VLSI Chips for Enhanced Reliability., , , , and . ISQED, page 470-475. IEEE Computer Society, (2008)TRAM: A tool for Temperature and Reliability Aware Memory Design., , , , , , and . DATE, page 340-345. IEEE, (2009)