( en | de | ru )

 

Disambiguation of "Canelas, António"

Author of the publication

copydeleteadd this publication to your clipboard
Layout-aware challenges and a solution for the automatic synthesis of radio-frequency IC blocks.

, , , , , , , , and . SMACD, page 1-4. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

António Marques

António Maretzek

António Silva

António Medeiros

António Quarta

 

Other publications of authors with the same name

Design and application of a CMOS active inductor at Ku band based on a multi-objective optimizer., , , , , , and . Integr., (2016)Multi-port multi-terminal analog router based on an evolutionary optimization kernel., , , and . IEEE Congress on Evolutionary Computation, page 2789-2796. IEEE, (2013)Layout-aware challenges and a solution for the automatic synthesis of radio-frequency IC blocks., , , , , , , , and . SMACD, page 1-4. IEEE, (2017)Handling the Effects of Variability and Layout Parasitics in the Automatic Synthesis of LNAs., , , , , , , , and . SMACD, page 1-164. IEEE, (2018)Extraction and application of wiring symmetry rules to route analog multiport terminals., , , and . ISCAS, page 1945-1948. IEEE, (2015)LC-VCO automatic synthesis using multi-objective evolutionary techniques., , , , , and . ISCAS, page 293-296. IEEE, (2014)Stochastic-based placement template generator for analog IC layout-aware synthesis., , , and . Integr., (2017)On-the-fly exploration of placement templates for analog IC layout-aware sizing methodologies., , , and . SMACD, page 1-4. IEEE, (2016)Electromigration-aware and IR-Drop avoidance routing in analog multiport terminal structures., , , and . DATE, page 1-6. European Design and Automation Association, (2014)Efficient yield optimization method using a variable K-Means algorithm for analog IC sizing., , , , and . DATE, page 1201-1206. IEEE, (2017)