( en | de | ru )

 

Disambiguation of "Barnes, Ronald D."

Author of the publication

copydeleteadd this publication to your clipboard
Tolerating Cache-Miss Latency with Multipass Pipelines.

, , and . IEEE Micro, 26 (1): 40-47 (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Andrew Barnes

Michael Barnes

Ben Barnes

Calypso Barnes

Howard William Barnes

 

Other publications of authors with the same name

Phase-based scheduling and thread migration for heterogeneous multicore processors., and . PACT, page 493-494. ACM, (2012)Phase-Guided Scheduling on Single-ISA Heterogeneous Multicore Processors., , , and . DSD, page 736-745. IEEE Computer Society, (2011)Tolerating Cache-Miss Latency with Multipass Pipelines., , and . IEEE Micro, 26 (1): 40-47 (2006)An Architectural Framework for Runtime Optimization., , , , , , and . IEEE Trans. Computers, 50 (6): 567-589 (2001)Realization of ITS applications through mapping technologies: A survey of advanced traveler information systems., , , and . ITSC, page 788-795. IEEE, (2012)Peer-based communication for a distributed, virtual Traffic Management Center., , , , , and . ITSC, page 2068-2073. IEEE, (2011)A low-cost distributed instrumentation system for monitoring, identifying and diagnosing irregular patterns of behavior in critical ITS components., , , , and . ITSC, page 2045-2050. IEEE, (2011)Beating In-Order Stalls with "Flea-Flicker" Two-Pass Pipelining., , , , , and . IEEE Trans. Computers, 55 (1): 18-33 (2006)Multiple-Pass Pipelining: Enhancing in-Order Microarchitectures to Out-of-Order Performance. University of Illinois Urbana-Champaign, USA, (2005)"Flea-flicker" Multipass Pipelining: An Alternative to the High-Power Out-of-Order Offense., , and . MICRO, page 319-330. IEEE Computer Society, (2005)