Author of the publication

System-level simulator for process variation influenced synchronous and asynchronous NoCs.

, , , and . SoCC, page 298-303. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Corrigendum to "High throughput asynchronous NoC design under high process variation" Integr. VLSI J. (2015) 1-13., , and . Integr., (2016)Optimum wire sizing of RLC interconnect with repeaters ., and . Integr., 38 (2): 205-225 (2004)Wire shaping of RLC interconnects., and . Integr., 40 (4): 461-472 (2007)Asynchronous BFT for low power networks on chip., , , and . ISCAS, page 3240-3243. IEEE, (2010)Inductive interconnect width optimization for low power., and . ISCAS (5), page 273-276. IEEE, (2003)High performance interpolation filter using direct computation., , , , , and . IDT, page 121-124. IEEE, (2016)High throughput asynchronous NoC switch for high process variation., , and . IDT, page 1-4. IEEE, (2013)Low-Power NoC Using Optimum Adaptation., , , and . Computational Intelligence in Digital and Network Designs and Applications, Springer, (2015)Brain-in-Car: A Brain Activity-based Emotion Recognition Embedded System for Automotive., , , , , , , , , and . ICVES, page 1-5. IEEE, (2019)Efficient embedded SoC hardware/software codesign using virtual platform., , , and . IDT, page 36-38. IEEE, (2014)