( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Control vector structure for a minimal-time circuit optimization process.

, , и . EWDTS, стр. 1-4. IEEE Computer Society, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Alexander

Alexander Stadler

Messtechnische Bestimmung und Simulation der Kernverluste in weichmagnetischen Materialien. Uni Erlangen-Nürnberg, (2009)

Alexander Auch

A phylogenetic potpourri: computational methods for analysing genome scale data. Uni Tübingen, (2010)

Alexander Gocht

Methods in economic farm modelling. Uni Bonn, (2009)

Alexander Blecken

A reference task model for supply chain processes of humanitarian organisations. Uni Paderborn, (2009)
 

Другие публикации лиц с тем же именем

Analysis of Lyapunov function for different strategies of network optimization using parallel computing., и . CONIELECOMP, стр. 28-33. IEEE Computer Society, (2011)Nonlinear Analysis and Structure Optimization of a DAR IMPATT Diode., , и . CONIELECOMP, стр. 139-143. IEEE Computer Society, (2008)System design problem formulation by control theory.. ISCAS (5), стр. 5-8. IEEE, (2001)Circuit Design Process as a Controllable Dynamic System., , и . ACC, стр. 218-219. IEEE, (2007)Lyapunov function analysis for different strategies of circuit optimization., , и . EWDTS, стр. 345-348. IEEE Computer Society, (2011)Control vector structure for circuit optimization., , и . EWDTS, стр. 1-4. IEEE Computer Society, (2014)Generalized Methodology Formulation for the Time-Optimal Analog System Design., и . CONIELECOMP, стр. 114-118. IEEE Computer Society, (2004)General formulation of system design process - design process formulation as a controllable dynamic system., и . ICINCO-SPSMC, стр. 343-346. INSTICC Press, (2007)On start point selection for the time-optimal system design algorithm.. ISCAS (4), стр. 465-468. IEEE, (2002)Separatrix Conception for Trajectory Analysis of Analog Networks Design in Minimal Time.. IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 90-A (8): 1707-1712 (2007)