( en | de | ru )

 

Disambiguation of "Cret, Octavian"

Author of the publication

copydeleteadd this publication to your clipboard
High performance serial ATA Gen3 controllers on FPGA devices.

, , and . FPT, page 32-39. IEEE, (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Michael Cretschmer

Polixeni Cretsi

Octavian Postavaru

Octavian Postavaru

Octavian Fagaras

 

Other publications of authors with the same name

Evasive Malware Detection Using Groups of Processes., , , and . SEC, volume 502 of IFIP Advances in Information and Communication Technology, page 32-45. Springer, (2017)FPGA-Based Computation of the Inductance of Coils Used for the Magnetic Stimulation of the Nervous System., , , , , and . BIODEVICES (1), page 151-155. INSTICC - Institute for Systems and Technologies of Information, Control and Communication, (2008)Storage Mirroring for Bare-Metal Malware Analysis on FPGA Devices., , and . FPT, page 335-338. IEEE, (2019)High performance serial ATA Gen3 controllers on FPGA devices., , and . FPT, page 32-39. IEEE, (2017)Distributed Optimization by Weighted Ontologies in Mobile Robot Systems., , , and . ICINCO (2), page 180-185. INSTICC Press, (2010)An FPGA-specific approach to floating-point accumulation and sum-of-products., , , and . FPT, page 33-40. IEEE, (2008)Implementing Modular FFTs in FPGAs - A Basic Block for Lattice-Based Cryptography., , and . DSD, page 305-308. IEEE Computer Society, (2013)Real-Time Testing of True Random Number Generators Through Dynamic Reconfiguration., , , , and . DSD, page 247-250. IEEE Computer Society, (2010)High performance true random number generator based on FPGA block RAMs., , and . IPDPS, page 1-8. IEEE, (2009)Bytecode Heuristic Signatures for Detecting Malware Behavior., , and . NextComp, page 1-6. IEEE, (2019)