Author of the publication

Stochastic extended Krylov subspace method for variational analysis of on-chip power grid networks.

, , , , , and . ICCAD, page 48-53. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

SUALD: Spacing uniformity-aware layout decomposition in triple patterning lithography., , and . ISQED, page 566-571. IEEE, (2013)Leakage power optimization for clock network using dual-Vth technology., , and . ISCAS, page 2769-2772. IEEE, (2008)A novel fine-grain track routing approach for routability and crosstalk optimization., , , , , and . ISQED, page 621-626. IEEE, (2011)A new splitting graph construction algorithm for SIAR router., , , and . ASICON, page 1-4. IEEE, (2013)Evaluating a bounded slice-line grid assignment in O(nlogn) time., , , , , , and . ISCAS (4), page 708-711. IEEE, (2003)Modeling and Analysis of Mesh Tree Hybrid Power/Ground Networks with Multiple Voltage Supply in Time Domain., , , and . J. Comput. Sci. Technol., 20 (2): 224-230 (2005)UTACO: a unified timing and congestion optimizing algorithm for standard cell global routing., , , , , , and . ASP-DAC, page 834-839. ACM, (2003)Static Probability Analysis Guided RTL Hardware Trojan Test Generation., , and . ASP-DAC, page 510-515. ACM, (2023)SIAR: splitting-graph-based interactive analog router., , , and . ACM Great Lakes Symposium on VLSI, page 367-370. ACM, (2011)SVM-Based Routability-Driven Chip-Level Design for Voltage-Aware Pin-Constrained EWOD Chips., , , , and . ISPD, page 49-56. ACM, (2015)