Author of the publication

Architectural Trade-Offs for Fault Tolerant Multi-Core Systems.

. IOLTS, page 261. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

PicoServer: Using 3D stacking technology to build energy efficient servers., , , , , and . JETC, 4 (4): 16:1-16:34 (2008)Automatic monitoring for interactive performance and power reduction.. University of Michigan, USA, (2001)A power-efficient 32b ARM ISA processor using timing-error detection and correction for transient-error tolerance and adaptation to PVT variation., , , , , and . ISSCC, page 284-285. IEEE, (2010)Energy-Efficient Simultaneous Thread Fetch from Different Cache Levels in a Soft Real-Time SMT Processor., , , , and . SAMOS, volume 5114 of Lecture Notes in Computer Science, page 12-22. Springer, (2008)Label Agnostic Pre-training for Zero-shot Text Classification., , , , , and . ACL (Findings), page 1009-1021. Association for Computational Linguistics, (2023)Architectural Trade-Offs for Fault Tolerant Multi-Core Systems.. IOLTS, page 261. IEEE Computer Society, (2007)SoC-C: efficient programming abstractions for heterogeneous multicore systems on chip., , , and . CASES, page 95-104. ACM, (2008)Automatic performance setting for dynamic voltage scaling., , and . MobiCom, page 260-271. ACM, (2001)PicoServer: using 3D stacking technology to enable a compact energy efficient chip multiprocessor., , , , , , , and . ASPLOS, page 117-128. ACM, (2006)Drowsy Caches: Simple Techniques for Reducing Leakage Power., , , , and . ISCA, page 148-157. IEEE Computer Society, (2002)