( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Enhanced coverage through relay assisted carrier aggregation for cellular networks.

, и . Digit. Signal Process., (2017)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Ashish Shah

Michael James

Audrein James

Katherine James

Ashish Shrivastava

 

Другие публикации лиц с тем же именем

Implicit feedback assisted outage minimization for cooperative relay networks., , , и . WCNC, стр. 1316-1321. IEEE, (2011)Learning of Multi-Dimensional Analog Circuits Through Generative Adversarial Network (GAN)., , , , , , , , , и . SoCC, стр. 394-399. IEEE, (2019)The Initialization Factor: Understanding its Impact on Active Learning for Analog Circuit Design., , , , , , , и . ISCAS, стр. 1-5. IEEE, (2024)Joint Detector Demodulator Decoder (JDDD) over ISI Channels., и . VTC Spring, стр. 1-5. IEEE, (2017)Performance limits of rateless codes in delay constrained multihop relay networks., и . ICC Workshops, стр. 325-330. IEEE, (2014)TDMR Detection System with Local Area Influence Probabilistic a Priori Detector., , , , , и . ICC, стр. 1-7. IEEE, (2019)Bayesian Deep Active Learning for Analog Circuit Performance Classification., , , , , , , , и . ISCAS, стр. 3018-3022. IEEE, (2022)Downlink capacity improvement and interference reduction through Reverse Frequency Allocation., , и . ICCS, стр. 329-333. IEEE, (2012)Multi-pass joint Viterbi detector decoder (MP-JVDD) over AWGN/ISI channels., и . ICNC, стр. 1-5. IEEE Computer Society, (2016)Automated Deep Learning Platform for Accelerated Analog Circuit Design., , , , , и . SOCC, стр. 1-5. IEEE, (2022)