( en | de | ru )

 

Disambiguation of "Piñuel, Luis"

Author of the publication

copydeleteadd this publication to your clipboard
Wavelet Transform for Large Scale Image Processing on Modern Microprocessors.

, , , , and . VECPAR, volume 2565 of Lecture Notes in Computer Science, page 549-564. Springer, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Werner Luis

Pia Luislampe

Mathieu Luisier

Werner Luis

Werner Luis

 

Other publications of authors with the same name

JPEG2000 Optimization in General Purpose Microprocessors., , , and . PARCO, volume 33 of John von Neumann Institute for Computing Series, page 599-606. Central Institute for Applied Mathematics, Jülich, Germany, (2005)Analysing value substitution and confidence estimation for value prediction., , and . J. Syst. Archit., 47 (5): 459-475 (2001)Towards a Malleable Tensorflow Implementation., , , , and . JCC-BD&ET, volume 1291 of Communications in Computer and Information Science, page 30-40. Springer, (2020)Automatic Generation of Micro-kernels for Performance Portability of Matrix Multiplication on RISC-V Vector Processors., , , , , and . SC Workshops, page 1521-1532. ACM, (2023)Parallel Wavelet Transform for Large Scale Image Processing., , , and . IPDPS, IEEE Computer Society, (2002)Vectorization of Multigrid Codes Using SIMD ISA Extensions., , , , and . IPDPS, page 58. IEEE Computer Society, (2003)Value Prediction as a Cost-Effective Solution to Improve Embedded Processors Performance., , , and . VECPAR, volume 1981 of Lecture Notes in Computer Science, page 181-196. Springer, (2000)Data Race Detection with Minimal Hardware Support., , , , and . Comput. J., 57 (5): 675-692 (2014)Write-Aware Replacement Policies for PCM-Based Systems., , , , , and . Comput. J., 58 (9): 2000-2025 (2015)PERCIVAL: Open-Source Posit RISC-V Core With Quire Capability., , , , , and . ARITH, page 66. IEEE, (2022)