Author of the publication

Process Variation Tolerant 3T1D-Based Cache Architectures.

, , , and . MICRO, page 15-26. IEEE Computer Society, (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An Area-Efficient 8-Bit Single-Ended ADC With Extended Input Voltage Range., , and . IEEE Trans. Circuits Syst. II Express Briefs, 65-II (11): 1549-1553 (2018)The design of a bloom filter hardware accelerator for ultra low power systems., and . ISLPED, page 371-376. ACM, (2009)An Ultra Low Power System Architecture for Sensor Network Applications., , , , and . ISCA, page 208-219. IEEE Computer Society, (2005)Thread motion: fine-grained power management for multi-core systems., , and . ISCA, page 302-313. ACM, (2009)Evaluating Techniques for Exploiting Instruction Slack., , and . ICCD, page 375-378. IEEE Computer Society, (2004)Control Techniques to Eliminate Voltage Emergencies in High Performance Processors., , and . HPCA, page 79-90. IEEE Computer Society, (2003)Dynamic-Compiler-Driven Control for Microprocessor Energy and Performance., , , , , , , and . IEEE Micro, 26 (1): 119-129 (2006)CPUs, GPUs, and Hybrid Computing.. IEEE Micro, 31 (5): 4-6 (2011)Software-assisted hardware reliability: abstracting circuit-level challenges to the software stack., , , , , and . DAC, page 788-793. ACM, (2009)An accelerator-based wireless sensor network processor in 130nm CMOS., , and . CASES, page 215-222. ACM, (2009)