Author of the publication

The 65-nm 16-MB Shared On-Die L3 Cache for the Dual-Core Intel Xeon Processor 7100 Series.

, , , , , , , , , , , and . IEEE J. Solid State Circuits, 42 (4): 846-852 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A framework for detection of cyber attacks by the classification of intrusion detection datasets., , , , , and . Microprocess. Microsystems, (2024)The 65-nm 16-MB Shared On-Die L3 Cache for the Dual-Core Intel Xeon Processor 7100 Series., , , , , , , , , and 2 other author(s). IEEE J. Solid State Circuits, 42 (4): 846-852 (2007)32nm x86 OS-compliant PC on-chip with dual-core Atom® processor and RF WiFi transceiver., , , , , , , , , and 13 other author(s). ISSCC, page 62-64. IEEE, (2012)Image coding using generalized optimal subband decomposition and vector quantization., , and . Signal Process. Image Commun., 8 (2): 161-168 (1996)A 32 nm SoC With Dual Core ATOM Processor and RF WiFi Transceiver., , , , , , , , , and 16 other author(s). IEEE J. Solid State Circuits, 48 (1): 91-103 (2013)Performance Evaluation of AODV and DSR Routing Protocols for Flying Ad hoc Network Using Highway Mobility Model., , , , and . J. Circuits Syst. Comput., 31 (1): 2250008:1-2250008:30 (2022)A Genetic Algorithm-Based Approach to Solve a New Time-Limited Travelling Salesman Problem., and . Int. J. Distributed Syst. Technol., 14 (2): 1-14 (2023)