( en | de | ru )

 

Disambiguation of "Biswas, Santosh"

Author of the publication

copydeleteadd this publication to your clipboard
An Active Intrusion Detection System for LAN Specific Attacks.

, , , , , , , and . AST/UCMA/ISA/ACN, volume 6059 of Lecture Notes in Computer Science, page 129-142. Springer, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Santosh Panjikar

Santosh Noronha

Santosh Vijayan

Santosh Nepal

Santosh Hosmani

 

Other publications of authors with the same name

A discrete event systems approach to online testing of digital VLSI circuits., , and . SMC (2), page 1699-1704. IEEE, (2004)An on-line test solution for addressing interconnect shorts in on-chip networks., , and . IOLTS, page 9-12. IEEE, (2016)Reliability on Top of Best Effort Delivery: Maximal Connectivity Test on NoC Interconnects., , and . COMPUTE, page 19-28. ACM, (2015)Charka: A reliability-aware test scheme for diagnosis of channel shorts beyond mesh NoCs., , and . DATE, page 214-219. IEEE, (2017)An Active Intrusion Detection System for LAN Specific Attacks., , , , , , , and . AST/UCMA/ISA/ACN, volume 6059 of Lecture Notes in Computer Science, page 129-142. Springer, (2010)SAS: Seasonality Aware Social-Based Forwarder Selection in Delay Tolerant Networks., , , , and . I4CS, volume 1139 of Communications in Computer and Information Science, page 245-265. Springer, (2020)Detection of neighbor solicitation and advertisement spoofing in IPv6 neighbor discovery protocol., , and . SIN, page 111-118. ACM, (2011)A Formal Approach to On-Line Monitoring of Digital VLSI Circuits: Theory, Design and Implementation., , and . J. Electron. Test., 21 (5): 503-537 (2005)Improving Reliability in Spidergon Network on Chip-Microprocessors., , and . MWSCAS, page 474-477. IEEE, (2020)A BIST Approach to On-Line Monitoring of Digital VLSI Circuits: A CAD Tool., , and . Asian Test Symposium, page 184-189. IEEE Computer Society, (2004)