( en | de | ru )

 

Disambiguation of "Pétrot, Frédéric"

Author of the publication

copydeleteadd this publication to your clipboard
VP Float: First Class Treatment for Variable Precision Floating Point Arithmetic.

, , , , and . PACT, page 355-356. ACM, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Frédéric Robin

Frédéric Ruckert

Frédéric Roux

Frédéric Leroux

Frédéric Ziebarth

 

Other publications of authors with the same name

Loop aware IR-level annotation framework for performance estimation in native simulation., and . ASP-DAC, page 220-225. IEEE, (2017)Message-Oriented Devices on FPGAs., , , and . RSP, page 8-14. IEEE, (2018)Cost-efficient buffer sizing in shared-memory 3D-MPSoCs using wide I/O interfaces., , and . DAC, page 366-375. ACM, (2012)Toward Practical 128-Bit General Purpose Microarchitectures., , and . IEEE Comput. Archit. Lett., 22 (2): 81-84 (July 2023)Using Amdahl's Law for Performance Analysis of Many-Core SoC Architectures Based on Functionally Asymmetric Processors., and . ARCS, volume 6566 of Lecture Notes in Computer Science, page 38-49. Springer, (2011)Electronic System Level Design of Heterogeneous Systems: a Motor Speed Control System Case Study., , and . NEWCAS, page 1-4. IEEE, (2019)Modeling instruction cache and instruction buffer for performance estimation of VLIW architectures using native simulation., and . DATE, page 266-269. IEEE, (2017)Fast simulation of future 128-bit architectures., and . DATE, page 1131-1134. IEEE, (2022)To Pin or Not to Pin: Asserting the Scalability of QEMU Parallel Implementation., , and . DSD, page 238-245. IEEE, (2021)Comparison of memory write policies for NoC based Multicore Cache Coherent Systems., and . DATE, page 997-1002. ACM, (2008)