( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
An 8-bit 0.7-GS/s single channel flash-SAR ADC in 65-nm CMOS technology.

, , , , , , и . ESSCIRC, стр. 421-424. IEEE, (2016)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Franco Kämmer

Franco Nüske

Franco Nüske

Franco Caldarone

Franco Lehmann

 

Другие публикации лиц с тем же именем

Interference rejection in delay line based quadrature band-pass ΣΔ modulators., , , и . ISCAS, стр. 3005-3008. IEEE, (2012)Low-power ripple-free chopper amplifier with correlated double sampling de-chopping., , , и . ISCAS, стр. 765-768. IEEE, (2010)A high speed and low power CMOS current comparator for photon counting systems., , , и . ISCAS (1), стр. 453-456. IEEE, (2004)Op-amp swing reduction in sigma-delta modulators., и . ISCAS (1), стр. 525-528. IEEE, (2004)An 11 Bit Sub-Ranging SAR ADC with Input Signal Range of Twice Supply Voltage., , и . ISCAS, стр. 1717-1720. IEEE, (2007)86 dB DR Cross-Coupled Time-Interleaved xx ADC for Audio Signal Band with 322 µA Current Consumption., и . ISCAS, стр. 2148-2151. IEEE, (2007)An all-digital PLL with a first order noise shaping Time-to-Digital Converter., и . ISCAS, стр. 241-244. IEEE, (2010)CAD system for design and simulation of data converters., и . ISCAS (4), стр. 700-703. IEEE, (2003)High-performance BiCMOS output buffer design strategies., , , и . ISCAS (2), стр. 168-171. IEEE, (1999)A low-power third-order ΔΣ modulator using a single operational amplifier., , и . ISCAS, стр. 1371-1374. IEEE, (2011)