Author of the publication

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Wafer-Scale Bi-Assisted Semi-Auto Dry Transfer and Fabrication of High-Performance Monolayer CVD WS2 Transistor., , , , , , , , , and 7 other author(s). VLSI Technology and Circuits, page 290-291. IEEE, (2022)The End of the Road for 2D Scaling of Silicon CMOS and the Future of Device Technology.. DRC, page 1-2. IEEE, (2018)Low Power Nanoscale Switching of VO2using Carbon Nanotube Heaters., , , , , , , , , and 1 other author(s). DRC, page 1-2. IEEE, (2018)Contact pitch and location prediction for Directed Self-Assembly template verification., , , , , and . ASP-DAC, page 644-651. IEEE, (2015)On-Chip Memory Technology Design Space Explorations for Mobile Deep Neural Network Accelerators., , , and . DAC, page 131. ACM, (2019)Nano-engineered architectures for ultra-low power wireless body sensor nodes., , , , , , and . CODES+ISSS, page 23:1-23:10. ACM, (2016)Experimental Demonstration of Array-level Learning with Phase Change Synaptic Devices., , , , , , and . CoRR, (2014)Modeling and analysis of III-V logic FETs for devices and circuits: Sub-22nm technology III-V SRAM cell design., , , and . ISQED, page 342-346. IEEE, (2010)Digital VLSI logic technology using Carbon Nanotube FETs: frequently asked questions., , , , and . DAC, page 304-309. ACM, (2009)CMOS scaling into the 21st century: 0.1 µm and beyond., , , , , , , , and . IBM J. Res. Dev., 39 (1-2): 245-260 (1995)