( en | de | ru )

 

Disambiguation of "da Costa, Eduardo Antonio Cesar"

Author of the publication

copydeleteadd this publication to your clipboard
An Efficient Exponential Unit Designed in VLSI CMOS with Custom Operators.

, , , , , and . ICECS 2022, page 1-4. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Afonso da Costa

Antonio Gilberto Costa

Alvaro Filipe da Costa

Paulo Eduardo Miranda Costa

Antonio Da Silva Mello

 

Other publications of authors with the same name

A Configurable Pruning Gaussian Image Filter for Energy-Efficient Edge Detection., , and . ICECS, page 666-669. IEEE, (2019)Power System Frequency Estimation U Sing the Kernel Least Mean Square Algorithm and the Clarke Transform., , and . NGCAS, page 134-137. IEEE, (2018)A novel pruned-based algorithm for energy-efficient SATD operation in the HEVC coding., , , and . SBCCI, page 1-6. IEEE, (2016)On the Resiliency of NCFET Circuits Against Voltage Over-Scaling., , , , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (4): 1481-1492 (2021)Maximizing the Power-Efficiency of the Approximate Pruned Modified Rounded DCT Exploiting Approximate Adder Compressors., , , and . NEWCAS, page 1-4. IEEE, (2019)An Energy-Efficient and Approximate Accelerator Design for Real-Time Canny Edge Detection., , , and . Circuits Syst. Signal Process., 39 (12): 6098-6120 (2020)Approximate Pruned and Truncated Haar Discrete Wavelet Transform VLSI Hardware for Energy-Efficient ECG Signal Processing., , , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 68 (5): 1814-1826 (2021)VLSI Architectures of Approximate Arithmetic Units Applied to Parallel Sensors Calibration., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 71 (3): 1000-1013 (March 2024)AxPPA: Approximate Parallel Prefix Adders., , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 31 (1): 17-28 (2023)A Cross-Layer Gate-Level-to-Application Co-Simulation for Design Space Exploration of Approximate Circuits in HEVC Video Encoders., , , , , and . IEEE Trans. Circuits Syst. Video Technol., 30 (10): 3814-3828 (2020)