( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
A complexity reduction algorithm for depth maps intra prediction on the 3D-HEVC.

, , , , , и . VCIP, стр. 137-140. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Fritz Zattler

Peter Zattler

Bernd Zattler

Jürgen Zattler

Michaela Zattler

 

Другие публикации лиц с тем же именем

AV1 and VVC Video Codecs: Overview on Complexity Reduction and Hardware Design., , , , , , , и . IEEE Open J. Circuits Syst., (2021)Sample adaptive offset filter hardware design for HEVC encoder., , , , и . VCIP, стр. 299-302. IEEE, (2014)Configurable hardware design for the HEVC-based Adaptive Loop Filter., , , , и . LASCAS, стр. 1-4. IEEE, (2014)Speedup-aware history-based tiling algorithm for the HEVC standard., , , и . ICIP, стр. 824-828. IEEE, (2016)A Low-Area and High-Throughput Intra Prediction Architecture for a Multi-Standard HEVC and H.264/AVC Video Encoder., , , и . SBCCI, стр. 10:1-10:6. ACM, (2015)Power efficient and high troughtput multi-size IDCT targeting UHD HEVC decoders., , , , , и . ISCAS, стр. 1925-1928. IEEE, (2014)Speedup evaluation of HEVC parallel video coding using Tiles., , , и . J. Real Time Image Process., 17 (5): 1469-1486 (2020)High-Throughput and Multiplierless Hardware Design for the AV1 Local Warped MC Interpolation., , , , , и . ICIP, стр. 2680-2684. IEEE, (2023)Hardware design of DC/CFL intra-prediction decoder for the AV1 codec., , , и . SBCCI, стр. 16. ACM, (2019)Low-power HEVC binarizer architecture for the CABAC block targeting UHD video processing., , , , и . SBCCI, стр. 30-35. ACM, (2017)