From post

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

 

Другие публикации лиц с тем же именем

A Silicon Testing Strategy for Pulse-Width Failures., , , , и . VLSI Design, стр. 352-357. IEEE Computer Society, (2012)Placement aware clock gate cloning and redistribution methodology., , и . ISQED, стр. 432-436. IEEE, (2012)Beyond SPICE Simulation: A Novel Variability-Aware STA Methodology for Digital Timing Closure., , , , , , , , , и 2 other автор(ы). SMACD, стр. 1-4. IEEE, (2023)Ensuring On-Die Power Supply Robustness in High-Performance Designs., , , , , и . VLSI Design, стр. 220-225. IEEE Computer Society, (2011)DFM: Impact analysis in a high performance design., , , и . ISQED, стр. 110-115. IEEE, (2011)Aging-Aware Timing Model of CMOS Inverter: Path Level Timing Performance and Its Impact on the Logical Effort., , , , , , , , , и . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 42 (8): 2657-2663 (2023)Variation Aware Timing Model of CMOS Inverter for an Efficient ECSM Characterization., , , , , и . ISQED, стр. 251-256. IEEE, (2021)Early clock prototyping for design analysis and quality entitlement., , и . ISQED, стр. 641-646. IEEE Computer Society, (2009)Dynamic Co-Simulation Methods for Combined Transmission-Distribution System and Integration Time Step Impact on Convergence., , и . CoRR, (2018)An Approach to Measure the Performance Impact of Dynamic Voltage Fluctuations Using Static Timing Analysis., , , и . VLSI Design, стр. 519-524. IEEE Computer Society, (2009)