( en | de | ru )

 

Disambiguation of "De, Kaushik"

Author of the publication

copydeleteadd this publication to your clipboard
Modeling Impact of Execution Strategies on Resource Utilization.

, , , , , , , and . eScience, page 340. IEEE Computer Society, (2018)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kaushik Bhaganagarapu

Kaushik Biswas

Kaushik Ravichandran

Kaushik Mitra

Kaushik Sengupta

 

Other publications of authors with the same name

Poster: PanDA: Next Generation Workload Management and Analysis System for Big Data., , , , , , , and . SC Companion, page 1523. IEEE Computer Society, (2012)A portable parallel algorithm for logic synthesis using transduction., , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 13 (5): 566-580 (1994)Fine-Grained Parallel VLSI Synthesis for Commercial CAD on a Network of Workstations., , and . ICPP, page 421-430. IEEE Computer Society, (2000)Towards Exascale Computing for High Energy Physics: The ATLAS Experience at ORNL., , , , , , , , , and 3 other author(s). eScience, page 341-342. IEEE Computer Society, (2018)Fine-Grained Processing Towards HL-LHC Computing in ATLAS., , , , , , , , , and 6 other author(s). eScience, page 338. IEEE Computer Society, (2018)Accurate pre-layout estimation of standard cell characteristics., , and . DAC, page 208-211. ACM, (2004)Abstract: PanDA: Next Generation Workload Management and Analysis System for Big Data., , , , , , , and . SC Companion, page 1521-1522. IEEE Computer Society, (2012)Logic Partitioning and Resynthesis for Testability., and . ITC, page 906-915. IEEE Computer Society, (1991)Workflows Community Summit: Advancing the State-of-the-art of Scientific Workflows Management Systems Research and Development., , , , , , , , , and 48 other author(s). CoRR, (2021)Test methodology for embedded cores which protects intellectual property.. VTS, page 2-9. IEEE Computer Society, (1997)