( en | de | ru )

 

Disambiguation of "Hsieh, Harry"

Author of the publication

copydeleteadd this publication to your clipboard
Simulation based deadlock analysis for system level designs.

, , , , and . DAC, page 260-265. ACM, (2005)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Walther Harry

Shuo-Chun Hsieh

Ju-Lan Hsieh

Shelley Ching-yu Hsieh

Klaus-Peter Harry

 

Other publications of authors with the same name

Simulation Trace Verification for Quantitative Constraints., , , and . Embedded Software for SoC, Kluwer / Springer, (2003)eBlocks - an enabling technology for basic sensor based systems., , , and . IPSN, page 422-427. IEEE, (2005)Memory subsystem simulation in software TLM/T models., , and . ASP-DAC, page 811-816. IEEE, (2009)Efficient methods for embedded system design space exploration., , , and . DAC, page 607-612. ACM, (2000)First results with eBlocks: embedded systems building blocks., , , and . CODES+ISSS, page 168-175. ACM, (2003)A case study in computer-aided codesign of embedded controllers., , , , , , , and . CODES, page 220-224. IEEE Computer Society, (1994)Logic of constraints: a quantitative performance and functional constraint formalism., , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 23 (8): 1243-1255 (2004)Case Studies of Model Checking for Embedded System Designs., , , and . ACSD, page 20-28. IEEE Computer Society, (2003)Communication and co-simulation infrastructure for heterogeneous system integration., , , , and . DATE, page 462-467. European Design and Automation Association, Leuven, Belgium, (2006)Runtime Deadlock Analysis of SystemC Designs., , , , and . HLDVT, page 187-194. IEEE Computer Society, (2006)