( en | de | ru )

 

Disambiguation of "Ryynänen, Jussi"

Author of the publication

copydeleteadd this publication to your clipboard
The synthesis of noise transfer functions for bandpass delta-sigma modulators with tunable center frequency.

, , and . ECCTD, page 1-4. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jussi Pekonen

Jussi Kumpula

Jussi Grießinger

Narendra Jussien

Jussi Vanhatalo

 

Other publications of authors with the same name

Design of Precise Gain GmC-leapfrog Filters., , , and . ISCAS, page 3534-3537. IEEE, (2007)An IIP2 calibration technique for direct conversion receivers., , , and . ISCAS (4), page 257-260. IEEE, (2004)Design of a high linearity mixer for direct-conversion base-station receiver., , , and . ISCAS, IEEE, (2006)Full-Duplex Wireless Transceiver Self-Interference Cancellation Through FD-SOI Buried-Gate Signaling., , , , , , , and . ISCAS, page 1-5. IEEE, (2018)A 0.7 - 2.6 GHz high-linearity rf front-end for cognitive radio spectrum sensing., , , , , and . ISCAS, page 2181-2184. IEEE, (2011)A wideband blocker-resilient direct ΔΣ receiver with selective input-impedance matching., , , , , , and . ISCAS, page 1-4. IEEE, (2017)Survey and Analysis of Cyclostationary Signal Detector Implementations on FPGA., , , and . IEEE J. Emerg. Sel. Topics Circuits Syst., 3 (4): 541-551 (2013)A 240-MHz Low-Pass Filter With Variable Gain in 65-nm CMOS for a UWB Radio Receiver., , , , and . IEEE Trans. Circuits Syst. I Regul. Pap., 56-I (7): 1488-1499 (2009)All-digital phase-locked loop in 40 nm CMOS for 5.8 Gbps serial link transmitter., , , and . ECCTD, page 1-4. IEEE, (2015)Spectral purity analysis of integer-N PLL., , and . ICECS, page 539-542. IEEE, (2009)