( en | de | ru )

 

Disambiguation of "Videau, Brice"

Author of the publication

copydeleteadd this publication to your clipboard
Autotuning Under Tight Budget Constraints: A Transparent Design of Experiments Approach.

, , , , , and . CCGRID, page 147-156. IEEE, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Brice Tchemtchoua

Marion Videau

James Stuart Brice

Eduardo Antonio Briceño Rojas

Brice Chardin

 

Other publications of authors with the same name

HIPLZ: Enabling performance portability for exascale systems., , , , , and . Concurr. Comput. Pract. Exp., (2023)The mont-blanc prototype: an alternative approach for HPC systems., , , , , , , , , and 24 other author(s). SC, page 444-455. IEEE Computer Society, (2016)Performance Porting the ExaStar Multi-Physics App Thornado On Heterogeneous Systems - A Fortran-OpenMP Code-Base Evaluation., , , and . IWOMP, volume 15195 of Lecture Notes in Computer Science, page 16-30. Springer, (2024)Overlapping Computations with Communications and I/O Explicitly Using OpenMP Based Heterogeneous Threading Models., , , , , and . IWOMP, volume 7312 of Lecture Notes in Computer Science, page 267-270. Springer, (2012)Integrating ytopt and libEnsemble to Autotune OpenMC., , , , , , , , , and . CoRR, (2024)HIPLZ: Enabling Performance Portability for Exascale Systems., , , , , and . Euro-Par Workshops, volume 13835 of Lecture Notes in Computer Science, page 197-210. Springer, (2022)PaSTeL: Parallel Runtime and Algorithms for Small Datasets., , and . CISIS, page 651-656. IEEE Computer Society, (2009)Performance Portability Evaluation of OpenCL Benchmarks across Intel and NVIDIA Platforms., , , , , , , , , and . IPDPS Workshops, page 330-339. IEEE, (2020)Standardizing complex numbers in SYCL., , , , , , , and . IWOCL, page 2:1-2:6. ACM, (2023)Expérimentation sur les nouvelles architectures : des processeurs multi-cœurs aux grilles de calcul. (Experiments on new architectures: from multi-cores processors to computing grids).. Joseph Fourier University, Grenoble, France, (2009)