( en | de | ru )

 

Disambiguation of "Cheng, Wu-Tung"

Author of the publication

copydeleteadd this publication to your clipboard
Small delay testing for TSVs in 3-D ICs.

, , , , , , and . DAC, page 1031-1036. ACM, (2012)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tung-yeh Wu

Cheng-Chi Wu

Chia-Cheng Wu

Yueh-Cheng Wu

Hsing-Wu Cheng

 

Other publications of authors with the same name

Improving Transition Fault Test Pattern Quality through At-Speed Diagnosis., , , , , , , , , and 1 other author(s). ITC, page 1-9. IEEE Computer Society, (2006)Diagnosis with Limited Failure Information., , , , , , and . ITC, page 1-10. IEEE Computer Society, (2006)Differential Fault Simulation - a Fast Method Using Minimal Memory., and . DAC, page 424-428. ACM Press, (1989)Improve speed path identification with suspect path expressions., , , , , and . VLSI-DAT, page 1-4. IEEE, (2013)Diagnosing timing related cell internal defects for FinFET technology., , , , and . VLSI-DAT, page 1-4. IEEE, (2015)Programmable Scan-Based Logic Built-In Self Test., , and . ATS, page 371-377. IEEE, (2007)On Modeling CMOS Library Cells for Cell Internal Fault Test Pattern Generation., , , and . ATS, page 103-108. IEEE, (2021)Interconnect Open Defect Diagnosis with Physical Information., , and . ATS, page 203-209. IEEE, (2006)Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator., , and . DAC, page 535-540. IEEE Computer Society Press, (1990)On-the-fly timing-aware built-in self-repair for high-speed interposer wires in 2.5-D ICs., , , and . ETS, page 1-2. IEEE, (2014)