Author of the publication

Real-Time Multi-User Detection Engine Design for IoT Applications via Modified Sparsity Adaptive Matching Pursuit.

, , and . IEEE Trans. Circuits Syst. I Regul. Pap., 66-I (8): 2987-3000 (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

An 8.29 mm2 52 mW Multi-Mode LDPC Decoder Design for Mobile WiMAX System in 0.13 µm CMOS Process., , , and . IEEE J. Solid State Circuits, 43 (3): 672-683 (2008)Low-complexity Recurrent Neural Network-based Polar Decoder with Weight Quantization Mechanism., , , and . CoRR, (2018)A memory-reduced log-MAP kernel for turbo decoder., , and . ISCAS (2), page 1032-1035. IEEE, (2005)On-Line MSR-CORDIC VLSI Architecture with Applications to Cost-Efficient Rotation-Based Adaptive Filtering Systems., , , and . SiPS, page 422-427. IEEE, (2006)New Ping-Pong Scheduling for Low-Latency EMD Engine Design in Hilbert-Huang Transform., , and . IEEE Trans. Circuits Syst. II Express Briefs, 60-II (8): 532-536 (2013)VLSI design of dual-mode Viterbi/turbo decoder for 3GPP., , , and . ISCAS (2), page 773-776. IEEE, (2004)Low-Latency Quasi-Synchronous Transmission Technique for Multiple-Clock-Domain IP Modules., , , and . ISCAS, page 869-872. IEEE, (2007)Overview of high-efficiency ant colony optimization (ACO)-based adaptive routings for traffic balancing in network-on-chip systems., and . ASICON, page 80-83. IEEE, (2017)A Triple-mode LDPC Decoder Design for IEEE 802.11n SYSTEM., , , and . ISCAS, page 2445-2448. IEEE, (2009)Design methodology for Booth-encoded Montgomery module design for RSA cryptosystem., and . ISCAS, page 357-360. IEEE, (2000)