( en | de | ru )

 

Disambiguation of "Xie, Jiafeng"

Author of the publication

copydeleteadd this publication to your clipboard
Systolic Acceleration of Polynomial Multiplication for KEM Saber and Binary Ring-LWE Post-Quantum Cryptography.

, , and . HOST, page 157-160. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Jiafeng Zhang

Jian Xie

Yangpei Xie

Lan Xie

Zhenwei Xie

 

Other publications of authors with the same name

Embracing Systolic: Super Systolization of Large-Scale Circulant Matrix-vector Multiplication on FPGA with Subquadratic Space Complexity., and . FPGA, page 187. ACM, (2019)Efficient Hardware Implementation of Finite Field Arithmetic $AB+C$AB+C for Binary Ring-LWE Based Post-Quantum Cryptography., , , and . IEEE Trans. Emerg. Top. Comput., 10 (2): 1222-1228 (2022)Low-Complexity Systolic Multiplier for GF(2m) using Toeplitz Matrix-Vector Product Method., , and . ISCAS, page 1-5. IEEE, (2019)FEED: A Chinese Financial Event Extraction Dataset Constructed by Distant Supervision., , , , and . IJCKG, page 45-53. ACM, (2021)Ultra Low-Complexity Implementation of Binary Ring-LWE based Post-Quantum Cryptography on FPGA Platform., , and . FPGA, page 156. ACM, (2022)Work-in-Progress: High-Performance Systolic Hardware Accelerator for RBLWE-based Post-Quantum Cryptography., , , and . CODES+ISSS, page 5-6. IEEE, (2022)Weibo-MEL, Wikidata-MEL and Richpedia-MEL: Multimodal Entity Linking Benchmark Datasets., , , , and . CCKS, volume 1466 of Communications in Computer and Information Science, page 315-320. Springer, (2021)AEKA: FPGA Implementation of Area-Efficient Karatsuba Accelerator for Ring-Binary-LWE-based Lightweight PQC., , , and . ICFPT, page 6. IEEE, (2023)Novel Implementation of High-Performance Polynomial Multiplication for Unified KEM Saber based on TMVP Design Strategy., and . ISQED, page 1-8. IEEE, (2023)Low-latency area-delay-efficient systolic multiplier over GF(2m) for a wider class of trinomials using parallel register sharing., , and . ISCAS, page 89-92. IEEE, (2012)