( en | de | ru )

 

Disambiguation of "Qiao, Yuran"

Author of the publication

copydeleteadd this publication to your clipboard
Automated Transformation of GPU-Specific OpenCL Kernels Targeting Performance Portability on Multi-Core/Many-Core CPUs.

, , , , , , , and . Euro-Par, volume 8632 of Lecture Notes in Computer Science, page 210-221. Springer, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Linhan Qiao

Miao Qiao

Wenbao Qiao

Fei Qiao

Wenchao Qiao

 

Other publications of authors with the same name

Automated Transformation of GPU-Specific OpenCL Kernels Targeting Performance Portability on Multi-Core/Many-Core CPUs., , , , , , , and . Euro-Par, volume 8632 of Lecture Notes in Computer Science, page 210-221. Springer, (2014)ACF: Networks-on-Chip Deadlock Recovery with Accurate Detection and Elastic Credit., , , and . APPT, volume 8299 of Lecture Notes in Computer Science, page 319-333. Springer, (2013)FPGA-accelerated deep convolutional neural networks for high throughput and energy efficiency., , , , , and . Concurr. Comput. Pract. Exp., (2017)Towards a Uniform Template-based Architecture for Accelerating 2D and 3D CNNs on FPGA., , , , , and . FPGA, page 97-106. ACM, (2018)Optimizing OpenCL Implementation of Deep Convolutional Neural Network on FPGA., , , , , and . NPC, volume 10578 of Lecture Notes in Computer Science, page 100-111. Springer, (2017)MALMM: A multi-array architecture for large-scale matrix multiplication on FPGA., , , , and . IEICE Electron. Express, 15 (10): 20180286 (2018)Towards a Multi-array Architecture for Accelerating Large-scale Matrix Multiplication on FPGAs., , , , and . ISCAS, page 1-5. IEEE, (2018)Heterogeneous Systolic Array Architecture for Compact CNNs Hardware Accelerators., , , , , and . IEEE Trans. Parallel Distributed Syst., 33 (11): 2860-2871 (2022)Unified Virtual Memory Support for Deep CNN Accelerator on SoC FPGA., , , , and . ICA3PP (1), volume 9528 of Lecture Notes in Computer Science, page 64-76. Springer, (2015)