Author of the publication

Visualization of Traffic Flows in a Simulated Network Environment to investigate abnormal Network Behavior in complex Network Infrastructures.

, , , and . ANT/EDI40, volume 151 of Procedia Computer Science, page 279-286. Elsevier, (2019)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Visualization of Traffic Flows in a Simulated Network Environment to investigate abnormal Network Behavior in complex Network Infrastructures., , , and . ANT/EDI40, volume 151 of Procedia Computer Science, page 279-286. Elsevier, (2019)Architecture Implementation Using the Machine Description Language LISA., , , , and . ASP-DAC/VLSI Design, page 239-244. IEEE Computer Society, (2002)A survey on modeling issues using the machine description language LISA., , , and . ICASSP, page 1137-1140. IEEE, (2001)Ein prozessorientiertes und dienstbasiertes Sicherheitsmodell für elektronische Prüfungen an Hochschulen.. DeLFI, volume P-111 of LNI, page 297-298. GI, (2007)Sicherheitskonzept für elektronische Prüfungen an Hochschulen auf Basis eines ticketbasierten, virtuellen Dateisystems., and . DeLFI, volume P-132 of LNI, page 197-208. GI, (2008)Entwicklung und Evaluation eines Prüfungssystems zur Durchführung elektronischer Volltextklausuren im juristischen Staatsexamen., and . DeLFI, volume P-247 of LNI, page 157-168. GI, (2015)Online-Übungssystem für die Programmierausbildung zur Einführung in die Informatik., , and . DeLFI, volume P-132 of LNI, page 173-184. GI, (2008)A universal technique for fast and flexible instruction-set architecture simulation., , , , , and . DAC, page 22-27. ACM, (2002)Instruction encoding synthesis for architecture exploration using hierarchical processor models., , , , , , and . DAC, page 262-267. ACM, (2003)Retargetable compiled simulation of embedded processors using a machine description language., , and . ACM Trans. Design Autom. Electr. Syst., 5 (4): 815-834 (2000)