Author of the publication

Exploring memory controller configurations for many-core systems with 3D stacked DRAMs.

, , , and . ISQED, page 565-570. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Efficient region-aware P/G TSV planning for 3D ICs., , , , , and . ISQED, page 171-178. IEEE, (2014)Improved heuristic equivalent search algorithm based on Maximal Information Coefficient for Bayesian Network Structure Learning., , and . Neurocomputing, (2013)Die Stacking Is Happening, , and . IEEE Micro, 38 (1): 22--28 (2018)Robust Kernelized Multi-View Self-Representations for Clustering by Tensor Multi-Rank Minimization., , , and . CoRR, (2017)A low-power phase change memory based hybrid cache architecture., , , , , , and . ACM Great Lakes Symposium on VLSI, page 395-398. ACM, (2008)Cost-aware three-dimensional (3D) many-core multiprocessor design., , and . DAC, page 126-131. ACM, (2010)Core vs. uncore: the heart of darkness., , , , , and . DAC, page 121:1-121:6. ACM, (2015)System-level design space exploration for three-dimensional (3D) SoCs., , , and . CODES+ISSS, page 385-388. ACM, (2011)A customized design of DRAM controller for on-chip 3D DRAM stacking., , , , , , , and . CICC, page 1-4. IEEE, (2010)Design of cross-point metal-oxide ReRAM emphasizing reliability and cost., , , , and . ICCAD, page 17-23. IEEE, (2013)