( en | de | ru )

 

Disambiguation of "Asada, Kunihiro"

Author of the publication

copydeleteadd this publication to your clipboard
Exact minimum-width multi-row transistor placement for dual and non-dual CMOS cells.

, , and . ISCAS, IEEE, (2006)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Kunihiro Jojima

 

Other publications of authors with the same name

A general and efficient mask pattern generator for non-series-parallel CMOS transistor network., and . Synthesis for Control Dominated Circuits, volume A-22 of IFIP Transactions, page 323-333. North-Holland, (1992)A subsampling stochastic coarse-fine ADC with SNR 55.3dB and >5.8TS/s effective sample rate for an on-chip signal analyzer., , , and . ISCAS, page 93-96. IEEE, (2014)Range extension of inductive coupling communication using multi-stage resonance., , and . ISCIT, page 758-763. IEEE, (2012)Power supply impedance emulation to eliminate overkills and underkills due to the impedance difference between ATE and customer board., , , , , , and . ITC, page 1-8. IEEE, (2016)Optimal Design Method of Sub-Ranging ADC Based on Stochastic Comparator., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 101-A (2): 410-424 (2018)Novel technique for minimizing the comparator delay dispersion in 65nm CMOS technology., , , , and . ICECS, page 220-223. IEEE, (2011)On-chip resonant supply noise reduction utilizing switched parasitic capacitors of sleep blocks with tri-mode power gating structure., , , , , and . ESSCIRC, page 183-186. IEEE, (2011)An all-digital time difference hold-and-replication circuit utilizing a dual pulse ring oscillator., , , and . CICC, page 1-4. IEEE, (2013)A Pulse Width controlled PLL and its automated design flow., , , and . ICECS, page 5-8. IEEE, (2013)High-throughput electron beam direct writing of VIA layers by character projection using character sets based on one-dimensional VIA arrays with area-efficient stencil design., , , , , and . ASP-DAC, page 255-260. IEEE, (2013)