Author of the publication

Methodological Framework for NoC Resources Dimensioning on FPGAs.

, , , and . FNC/MobiSPC, volume 56 of Procedia Computer Science, page 391-396. Elsevier, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Prototyping for parallel and mixed architectures. Implementation of a new image compression method: LAR., , and . PDPTA, CSREA Press, (2000)An adaptive and predictive architecture for parameterised PIV algorithms., , and . FPT, page 241-244. IEEE, (2006)Task mapping and mesh topology exploration for an FPGA-based network on chip., , , and . Microprocess. Microsystems, 39 (3): 189-199 (2015)Dynamic data flow analysis for NoC based application synthesis., , , and . RSP, page 61-67. IEEE, (2015)PEFSL: A deployment Pipeline for Embedded Few-Shot Learning on a FPGA SoC., , , , , , , and . ISCAS, page 1-5. IEEE, (2024)Federated learning compression designed for lightweight communications., , , , and . ICECS, page 1-4. IEEE, (2023)Pooling of Heterogeneous Computing Resources: A Novel Approach based on Multi-Edge-Agent Concept., , , , and . ICAART (1), page 185-192. SCITEPRESS, (2020)FPGA memory optimization for real-time imaging., , and . DASIP, page 176-182. IEEE, (2016)GALS NoC architectures on FPGA dedicated to multispectral image applications., , , and . EUSIPCO, page 978-982. IEEE, (2009)Rapid prototyping for mixed architectures., , and . ICASSP, page 3263-3266. IEEE, (2000)