Author of the publication

High performance parallel KMP algorithm on a heterogeneous architecture.

, , and . Clust. Comput., 23 (3): 2205-2217 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A Hardware Implementation for Fingerprint Retrieval., , , , and . KES (3), volume 3683 of Lecture Notes in Computer Science, page 374-380. Springer, (2005)Dynamic data layouts for cache-conscious implementation of a class of signal transforms., and . IEEE Trans. Signal Process., 52 (7): 2120-2134 (2004)Quarter-pel Interpolation Architecture in H.264/AVC Decoder., , and . IPC, page 224-227. IEEE Computer Society, (2007)SONA: An On-Chip Network for Scalable Interconnection of AMBA-Based IPs., , , and . International Conference on Computational Science (4), volume 3994 of Lecture Notes in Computer Science, page 244-251. Springer, (2006)High throughput energy efficient parallel FFT architecture on FPGAs., , and . HPEC, page 1-6. IEEE, (2013)An Extended Cloud Computing Architecture for Immediate Sharing of Avionic Contents., , , and . ACN, volume 199 of Communications in Computer and Information Science, page 439-446. Springer, (2011)Register Array Structure for Effective Edge Filtering Operation of Deblocking Filter., , and . EUC, volume 4096 of Lecture Notes in Computer Science, page 805-813. Springer, (2006)Dynamic Data Layouts for Cache-Conscious Factorization of DFT., , , and . IPDPS, page 693-702. IEEE Computer Society, (2000)Efficient Algorithms for Multi-dimensional Block-Cyclic Redistribution of Arrays., , and . ICPP, page 234-241. IEEE Computer Society, (1997)High Performance Parallel KMP Algorithm on a Heterogeneous Architecture., , , and . FAS*W@SASO/ICAC, page 65-71. IEEE, (2018)