Author of the publication

A Flexible and Efficient Real-Time ORB-Based Full-HD Image Feature Extraction Accelerator.

, , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (2): 565-575 (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A 974GOPS/W Multi-level Parallel Architecture for Binary Weight Network Acceleration., , , , , and . ISCAS, page 1-4. IEEE, (2018)BAX: A Bundle Adjustment Accelerator With Decoupled Access/Execute Architecture for Visual Odometry., , , , , and . IEEE Access, (2020)Real-time plane segmentation in a ROS-based navigation system for the visually impaired., , , , and . UPINLBS, page 170-175. IEEE, (2016)A hardware accelerated Scale Invariant Feature detector for real-time visual localization and mapping., , , , , and . UPINLBS, page 162-169. IEEE, (2016)A Flexible and Efficient Real-Time ORB-Based Full-HD Image Feature Extraction Accelerator., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 28 (2): 565-575 (2020)An Efficient FPGA Implementation of Izhikevich Neuron Model., , , , and . ISOCC, page 141-142. IEEE, (2020)HAVA: Heterogeneous Multicore ASIP for Multichannel Low-Bit-Rate Vocoder Applications., , , , , , and . IEEE Trans. Very Large Scale Integr. Syst., 24 (7): 2593-2597 (2016)A flexible processing circuit of morphological transform for obstacle detection., , and . UPINLBS, page 256-260. IEEE, (2016)TAB barrier: Hybrid barrier synchronization for NoC-based processors., , , and . ISCAS, page 409-412. IEEE, (2015)High-efficient queue-based spin locks for Network-on-Chip processors., , , and . APCCAS, page 260-263. IEEE, (2014)