( en | de | ru )

 

Disambiguation of "Shan, Weiwei"

Author of the publication

copydeleteadd this publication to your clipboard
AAD-KWS: a sub-$\muW$ keyword spotting chip with a zero-cost, acoustic activity detector from a 170nW MFCC feature extractor in 28nm CMOS.

, , , and . ESSDERC, page 99-102. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Weiwei Tian

Weiwei Chen

Shan-Shan Zhan

Weiwei Wang

Weiwei Cheng

 

Other publications of authors with the same name

A Side-channel Analysis Resistant Reconfigurable Cryptographic Coprocessor Supporting Multiple Block Cipher Algorithms., , , , , , , and . DAC, page 176:1-176:6. ACM, (2014)A Depthwise Separable Convolution Neural Network for Small-footprint Keyword Spotting Using Approximate MAC Unit and Streaming Convolution Reuse., , and . APCCAS, page 309-312. IEEE, (2019)HTD: A light-weight holosymmetrical transition detector based in-situ timing monitoring technique for wide-voltage-range in 40nm CMOS., , , and . A-SSCC, page 209-212. IEEE, (2017)A 0.44V-1.1V 9-transistor transition-detector and half-path error detection technique for low power applications., , , , and . A-SSCC, page 205-208. IEEE, (2017)A 0.46V-1.1V Transition-Detector with In-Situ Timing-Error Detection and Correction Based on Pulsed-Latch Design in AES Accelerator., , , , , , and . A-SSCC, page 1-4. IEEE, (2018)VLSI design of a reconfigurable S-box based on memory sharing method., , , and . IEICE Electron. Express, 11 (1): 20130872 (2014)IVATS: A Leakage Reduction Technique Based on Input Vector Analysis and Transistor Stacking in CMOS Circuits., , and . ISCAS, page 1-5. IEEE, (2023)Short-path Padding Method for Timing Error Resilient Circuits based on Transmission Gates Insertion., , and . ACM Great Lakes Symposium on VLSI, page 105-110. ACM, (2018)An Efficient and Reliable Negative Margin Timing Error Detection for Neural Network Accelerator without Accuracy Loss in 28nm CMOS., , , , and . A-SSCC, page 1-3. IEEE, (2021)Using Wind Turbines for Providing Defined Levels of Synthetic Inertia in System Split Scenarios., , and . ISGT-Europe, page 829-833. IEEE, (2020)