( en | de | ru )

 

Disambiguation of "Ferreira, João Canas"

Author of the publication

copydeleteadd this publication to your clipboard
Architecture of test support ICs for mixed-signal testing.

, , , and . VTS, page 240-246. IEEE Computer Society, (1994)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

João Conceição Ferreira

Gil dos Santos Guerreiro João

João Barros

João Fonseca

João Carreira

 

Other publications of authors with the same name

A scalable array for Cellular Genetic Algorithms: TSP as case study., , and . ReConFig, page 1-6. IEEE, (2012)Reconfigurable NC-OFDM Processor for 5G Communications., and . EUC, page 199-204. IEEE Computer Society, (2015)Flexible hardware acceleration for nesting problems., , , , , and . ICECS, page 345-348. IEEE, (1998)A Time Synchronization Circuit with an Average 4.6 ns One-Hop Skew for Wired Wearable Networks., , and . DSD, page 146-153. IEEE Computer Society, (2014)Control and Observation of Analog Nodes in Mixed-Signal Boards., , and . ITC, page 323-331. IEEE Computer Society, (1993)Flexible and Dynamically Reconfigurable FPGA-Based FS-FBMC Baseband Modulator., and . ISCAS, page 1-5. IEEE, (2018)Register Transfer Level Workflow for Application and Evaluation of Soft Error Mitigation Techniques., , and . DSD, page 829-835. IEEE Computer Society, (2013)Analysis of error detection schemes: Toolchain support and hardware/software implications., , , , , and . AHS, page 62-69. IEEE, (2012)Using a Tightly-Coupled Pipeline in Dynamically Reconfigurable Platform FPGAs., and . DSD, page 383-387. IEEE Computer Society, (2005)Run-Time Reconfiguration Support for FPGAs with Embedded CPUs: The Hardware Layer., and . IPDPS, IEEE Computer Society, (2005)