( en | de | ru )

 

Disambiguation of "Yoshimura, Tsutomu"

Author of the publication

copydeleteadd this publication to your clipboard
Mitigation of Mutual Pulling in Two Phase-locked Loops.

. NEWCAS, page 1-4. IEEE, (2021)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tsutomu Munakata

Tsutomu Haga

Tateo Yoshimura

Tadasuke Yoshimura

 

Other publications of authors with the same name

An analysis of interference in synchronous systems., and . IEICE Electron. Express, 1 (15): 465-471 (2004)Mitigation of Mutual Pulling in Two Phase-locked Loops.. NEWCAS, page 1-4. IEEE, (2021)A study on fast motion estimation algorithm., , , , , and . GCCE, page 1-3. IEEE, (2016)A Design of Engineering PBL on Embedded System for Novice Freshmen Students., , , , , and . TENCON, page 782-786. IEEE, (2018)Subharmonically injection-locked PLL with variable pulse-width injections., , , and . ISCAS, page 557-560. IEEE, (2015)Design of cascaded integrator-comb decimation filters for direct-RF sampling receivers., , and . ISCAS, page 1-4. IEEE, (2017)A 10Gbase Ethernet transceiver (LAN PHY) in a 1.8 V, 0.18 μm SOI/CMOS technology., , , , , , , , and . CICC, page 355-358. IEEE, (2002)A Standard-cell Based A/D Converter with a Back-gate VCO and a Fat Tree Encoder., , , and . APCCAS, page 22-25. IEEE, (2018)Digital Third-Order Nonlinearity Correction for Time-Interleaved A/D Converters with VCOs., , and . ISCAS, page 1-4. IEEE, (2019)Analysis and design of differential LNAs with on-chip transformers in 65-nm CMOS technology., , and . NEWCAS, page 1-4. IEEE, (2016)