Author of the publication

Variation-Aware Test for Logic Interconnects using Neural Networks - A Case Study.

, , , and . DFT, page 1-6. IEEE, (2020)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Aging in digital circuits and age monitoring: Object-oriented modeling and evaluation., , , and . DTIS, page 1-6. IEEE, (2015)Stress-Aware Periodic Test of Interconnects., , and . J. Electron. Test., 37 (5): 715-728 (2021)Workload-Aware Periodic Interconnect BIST., , and . IEEE Des. Test, 41 (4): 50-55 (August 2024)Self-Adjusting Monitor for Measuring Aging Rate and Advancement., , and . IEEE Trans. Emerg. Top. Comput., 8 (3): 627-641 (2020)Low Power Streaming of Sensor Data Using Gray Code-Based Approximate Communication., , and . DSN-W, page 203-206. IEEE, (2023)A new structure for interconnect offline testing., , , , and . EWDTS, page 1-5. IEEE Computer Society, (2013)Near-Optimal Node Selection Procedure for Aging Monitor Placement., , and . IOLTS, page 6-11. IEEE, (2018)BS 1149.1 extensions for an online interconnect fault detection and recovery., , , and . ITC, page 1-9. IEEE Computer Society, (2012)Universal mitigation of NBTI-induced aging by design randomization., , , and . EWDTS, page 1-5. IEEE Computer Society, (2016)An off-line MDSI interconnect BIST incorporated in BS 1149.1., , , and . ETS, page 1-2. IEEE, (2014)