( en | de | ru )

 

Disambiguation of "Joshi, Ajay"

Author of the publication

copydeleteadd this publication to your clipboard
RACE: RISC-V SoC for En/decryption Acceleration on the Edge for Homomorphic Computation.

, , , , , and . ISLPED, page 13:1-13:6. ACM, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Ajay Chavan

Godwin Olu Ajayi

Jidnyasa Joshi

Ajay Wakhloo

Ajay Moza

 

Other publications of authors with the same name

Wave-pipelined multiplexed (WPM) routing for gigascale integration (GSI)., and . IEEE Trans. Very Large Scale Integr. Syst., 13 (8): 899-910 (2005)Thermal management of manycore systems with silicon-photonic networks., , , and . DATE, page 1-6. European Design and Automation Association, (2014)Design of Reliable and Secure Multipliers by Multilinear Arithmetic Codes., , , and . ICICS, volume 5927 of Lecture Notes in Computer Science, page 47-62. Springer, (2009)Sub-threshold logic circuit design using feedback equalization., and . DATE, page 1-6. European Design and Automation Association, (2014)Neural network-based accelerators for transcendental function approximation., , , and . ACM Great Lakes Symposium on VLSI, page 169-174. ACM, (2014)Efficient Sealable Protection Keys for RISC-V., , , and . CoRR, (2020)MGSim + MGMark: A Framework for Multi-GPU System Research., , , , , , , , , and 3 other author(s). CoRR, (2018)Network-on-Chip Microarchitecture-based Covert Channel in GPUs., , , , , , , and . MICRO, page 565-577. ACM, (2021)SealPK: Sealable Protection Keys for RISC-V., , , and . DATE, page 1278-1281. IEEE, (2021)FAB: An FPGA-based Accelerator for Bootstrappable Fully Homomorphic Encryption., , , , , , , and . HPCA, page 882-895. IEEE, (2023)