Author of the publication

A coprocessor for clock-mapping-based nearest Euclidean distance search with feature vector dimension adaptability.

, , , , and . CICC, page 1-4. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

A K-Means-Based Multi-Prototype High-Speed Learning System with FPGA-Implemented Coprocessor for 1-NN Searching., , and . IEICE Trans. Inf. Syst., 95-D (9): 2327-2338 (2012)Dynamically reconfigurable system for LVQ-based on-chip learning and recognition., , , and . ISCAS, page 1338-1341. IEEE, (2016)A SoPC architecture for nearest-neighbor based learning and recognition., , and . ISPACS, page 147-152. IEEE, (2014)Efficient VLSI Architecture for Edge Sensing Anti-Aliasing Demosaicing., , , , , , and . ICTA, page 105-106. IEEE, (2021)An Energy-Efficient, Resource-Efficient and High Frame-Rate End-to-End Pedestrian Detector Using HOG-SVM for Intelligent Edge Devices., , , , , , , and . IECON, page 1-6. IEEE, (2023)A Dynamic JPEG CODEC with Adaptive Quantization Table for Frame Storage Compression., , , , and . APCCAS, page 119-122. IEEE, (2022)Object-recognition VLSI for pedestrian detection in automotive applications., , , and . ASICON, page 651-653. IEEE, (2017)FPGA-based object detection processor with HOG feature and SVM classifier., , , and . SoCC, page 187-190. IEEE, (2019)LVQ neural network SoC adaptable to different on-chip learning and recognition applications., , , , and . APCCAS, page 623-626. IEEE, (2014)Asynchronous Double-Frame-Exposure Binocular-Camera With Pixel-Level Pipeline Architecture for High-Speed Motion Tracking., , , , and . IEEE Trans. Circuits Syst. II Express Briefs, 69 (6): 2967-2971 (2022)