Author of the publication

Unrolling Loops With Indeterminate Loop Counts in System Level Pipelines.

, and . ASP-DAC, page 99-104. IEEE, (1998)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

HW-SW Co-Synthesis: The Present and The Future (Embedded Tutorial).. ASP-DAC, page 19-22. IEEE, (1998)SDG2KPN: System Dependency Graph to function-level KPN generation of legacy code for MPSoCs., , , , and . ASP-DAC, page 267-273. IEEE, (2014)Speeding up single pass simulation of PLRUt caches., , and . ASP-DAC, page 695-700. IEEE, (2015)Improving tag generation for memory data authentication in embedded processor systems., , , and . ASP-DAC, page 50-55. IEEE, (2016)Unrolling Loops With Indeterminate Loop Counts in System Level Pipelines., and . ASP-DAC, page 99-104. IEEE, (1998)A Power to Pulse Width Modulation Sensor for Remote Power Analysis Attacks., , , , and . IACR Trans. Cryptogr. Hardw. Embed. Syst., 2022 (4): 589-613 (2022)Hardware approximate computing: how, why, when and where? (special session)., and . CASES, page 3:1-3:2. ACM, (2017)HWST128: complete memory safety accelerator on RISC-V with metadata compression., , and . DAC, page 709-714. ACM, (2022)FaSe: fast selective flushing to mitigate contention-based cache timing attacks., and . DAC, page 541-546. ACM, (2022)Seed-and-Vote based In-Memory Accelerator for DNA Read Mapping., , , , , and . ICCAD, page 56:1-56:9. IEEE, (2020)