( en | de | ru )

 

Disambiguation of "Goto, Satoshi"

Author of the publication

copydeleteadd this publication to your clipboard
A fixed-complexity HEVC inter mode filtering algorithm based on distribution of IME-FME cost ratio.

, , , and . ISCAS, page 617-620. IEEE, (2015)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Juhei Goto

Satoshi Ejima

Toshifumi Goto

Hiroshi Goto

Satoshi Okawa

 

Other publications of authors with the same name

A Fine-Grain Scalable and Low Memory Cost Variable Block Size Motion Estimation Architecture for H.264/AVC., , , and . IEICE Trans. Electron., 89-C (12): 1928-1936 (2006)High Performance VLSI Architecture of H.265/HEVC Intra Prediction for 8K UHDTV Video Decoder., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 98-A (12): 2519-2527 (2015)A Hardware Implementation of a Content-Based Motion Estimation Algorithm for Real-Time MPEG-4 Video Coding., , , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 89-A (4): 932-940 (2006)Multiple Region-of-Interest Based H.264 Encoder with a Detection Architecture in Macroblock Level Pipelining., , , and . IEICE Trans. Electron., 94-C (4): 401-410 (2011)An Efficient Motion Vector Coding Scheme Based on Prioritized Reference Decision., , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 92-A (8): 1978-1985 (2009)A 48 Cycles/MB H.264/AVC Deblocking Filter Architecture for Ultra High Definition Applications., , , and . IEICE Trans. Fundam. Electron. Commun. Comput. Sci., 92-A (12): 3203-3210 (2009)Block-pipelining Cache for Motion Compensation in High Definition H.264/AVC Video Decoder., , , , and . ISCAS, page 1069-1072. IEEE, (2009)Prioritized Reference Decision for Efficient Motion Vector Coding., , and . ISCAS, page 1649-1652. IEEE, (2009)Fast SAO estimation algorithm and its VLSI architecture., , , and . ICIP, page 1278-1282. IEEE, (2014)Reconfigurable SAD tree architecture based on adaptive sub-sampling in HDTV application., , , and . ACM Great Lakes Symposium on VLSI, page 463-468. ACM, (2009)