( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
Dual-Sum Single-Carry Self-Timed Adder Designs.

, и . ISVLSI, стр. 121-126. IEEE Computer Society, (2009)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Padmanabhan Balasubramanian

Balasubramanian Ramani

Bharat Balasubramanian

Muthuswami Balasubramanian

Subramaniaiyeaiyer Balasubramanian

 

Другие публикации лиц с тем же именем

Hardware Efficient Approximate Adder Design., и . TENCON, стр. 806-810. IEEE, (2018)Comments on "Dual-rail asynchronous logic multi-level implementation".. CoRR, (2018)An enhanced sentiment dictionary for domain adaptation with multi-domain dataset in Tamil language (ESD-DA)., , и . Soft Comput., 25 (5): 3697-3711 (2021)Approximate quasi-delay-insensitive asynchronous adders: Design and analysis., , и . MWSCAS, стр. 1196-1199. IEEE, (2017)Majority and Minority Voted Redundancy for Safety-Critical Applications., , и . MWSCAS, стр. 1102-1105. IEEE, (2018)Low power self-timed carry lookahead adders., , , , и . MWSCAS, стр. 457-460. IEEE, (2013)Asynchronous Early Output Dual-Bit Full Adders Based on Homogeneous and Heterogeneous Delay-Insensitive Data Encoding., и . CoRR, (2017)Designing Hypermedia Applications., , и . HICSS (3), стр. 354-365. IEEE Computer Society, (1994)On the Error Resiliency of Combinational Logic Cells - Implications for Nano-based Digital Design., и . PRDC, стр. 118-119. IEEE Computer Society, (2013)A Self-Healing Redundancy Scheme for Mission/Safety-Critical Applications., и . IEEE Access, (2018)