( en | de | ru )

 

Disambiguation of "Sebastiano, Fabio"

Author of the publication

copydeleteadd this publication to your clipboard
A 0.008-mm2 area-optimized thermal-diffusivity-based temperature sensor in 160-nm CMOS for SoC thermal monitoring.

, , , and . ESSCIRC, page 395-398. IEEE, (2014)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Sebastiano Bellanca

Sebastiano Ghisu

Sebastiano Barbieri

Sebastiano Ghisu

Sebastiano Cammelli

 

Other publications of authors with the same name

15.7 A 1.65mW 0.16mm2 dynamic zoom-ADC with 107.5dB DR in 20kHz BW., , , and . ISSCC, page 282-283. IEEE, (2016)CryoCMOS hardware technology a classical infrastructure for a scalable quantum computer., , , , , , , , and . Conf. Computing Frontiers, page 282-287. ACM, (2016)15.5 Cryo-CMOS circuits and systems for scalable quantum computing., , , , , , , , , and 2 other author(s). ISSCC, page 264-265. IEEE, (2017)Characterization of bipolar transistors for cryogenic temperature sensors in standard CMOS., , , and . IEEE SENSORS, page 1-3. IEEE, (2016)Cryogenic Comparator Characterization and Modeling for a Cryo-CMOS 7b 1-GSa/s SAR ADC., , , , and . ESSCIRC, page 53-56. IEEE, (2022)A 2.7mW 45fsrms-Jitter Cryogenic Dynamic-Amplifier-Based PLL for Quantum Computing Applications., , , and . CICC, page 1-2. IEEE, (2021)29.3 A Cryo-CMOS Receiver with 15K Noise Temperature Achieving 9.8dB SNR in 10μs Integration Time for Spin Qubit Readout., , , , , , and . ISSCC, page 474-476. IEEE, (2024)Scalable multi-chip quantum architectures enabled by cryogenic hybrid wireless/quantum-coherent network-in-package., , , , , , , , , and 2 other author(s). ISCAS, page 1-5. IEEE, (2023)A heterogeneous quantum computer architecture., , , , , , , and . Conf. Computing Frontiers, page 323-330. ACM, (2016)Cryogenic Characterization of Low-Frequency Noise in 40-nm CMOS., , , , and . CoRR, (2024)