( en | de | ru )

 

Disambiguation of "Mattausch, Hans Jürgen"

Author of the publication

copydeleteadd this publication to your clipboard
Low-power word-parallel nearest-Hamming-distance search circuit based on frequency mapping.

, , , , and . ESSCIRC, page 538-541. IEEE, (2010)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Hans Jürgen Mattausch

Gösta Mattausch

Rudolf Mattausch

Josef Mattausch

Josef Mattausch

 

Other publications of authors with the same name

Application of Multi-ported CAM for Parallel Coding., , , , and . APCCAS, page 1859-1862. IEEE, (2006)A Scalable Massively Parallel Processor for Real-Time Image Processing., , , , , , , , , and 9 other author(s). IEEE J. Solid State Circuits, 46 (10): 2363-2373 (2011)Electro-mechanical Model and its Application to biped-robot stability with force Sensors., , , , and . Int. J. Robotics Autom., (2022)Word-parallel coprocessor architecture for digital nearest Euclidean distance search., , and . ESSCIRC, page 267-270. IEEE, (2013)Modeling of dynamic trap density increase for aging simulation of any MOSFET circuits., , , , , , , , , and 1 other author(s). ESSDERC, page 192-195. IEEE, (2017)Pixel-based pipeline hardware architecture for high-performance Haar-like feature extraction., , , , , and . APCCAS, page 611-612. IEEE, (2016)A low-power video segmentation LSI with boundary-active-only architecture., , , , , and . ASP-DAC, page 13-14. ACM Press, (2005)A Learning OCR System Using Short/Long-term Memory Approach and Hardware Implementation in FPGA., , , , and . IEEE Congress on Evolutionary Computation, page 687-693. IEEE, (2006)Dynamic Pattern-Recognition-Based Walking-Speed Adjustment for Stable Biped-Robot Movement under Changing Surface Conditions., , , , , , and . GCCE, page 600-601. IEEE, (2019)Compact Modeling for Power Efficient Circuit Design., , , , , , , and . ESSDERC, page 234-237. IEEE, (2018)