( en | de | ru )

 

Disambiguation of "Cheng, Wu-Tung"

Author of the publication

copydeleteadd this publication to your clipboard
Optimal Core Wrapper Width Selection and SOC Test Scheduling Based on 3-D Bin Packing Algorithm.

, , , , , , , and . ITC, page 74-82. IEEE Computer Society, (2002)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

Tung-yeh Wu

Cheng-Chi Wu

Chia-Cheng Wu

Yueh-Cheng Wu

Hsing-Wu Cheng

 

Other publications of authors with the same name

Proofs: A Fast, Memory Efficient Sequential Circuit Fault Simulator., , and . DAC, page 535-540. IEEE Computer Society Press, (1990)Differential Fault Simulation - a Fast Method Using Minimal Memory., and . DAC, page 424-428. ACM Press, (1989)On-the-fly timing-aware built-in self-repair for high-speed interposer wires in 2.5-D ICs., , , and . ETS, page 1-2. IEEE, (2014)Emulating and diagnosing IR-drop by using dynamic SDF., , , , and . ASP-DAC, page 511-516. IEEE, (2010)A complete test set to diagnose scan chain failures., , and . ITC, page 1-10. IEEE Computer Society, (2007)Interconnect open defect diagnosis with minimal physical information., , , , , and . ITC, page 1-10. IEEE Computer Society, (2007)Improved volume diagnosis throughput using dynamic design partitioning., , , , , and . ITC, page 1-10. IEEE Computer Society, (2012)On Using Design Partitioning to Reduce Diagnosis Memory Footprint., , , , and . Asian Test Symposium, page 219-225. IEEE Computer Society, (2011)On Improving Diagnostic Test Generation for Scan Chain Failures., , , , and . Asian Test Symposium, page 41-46. IEEE Computer Society, (2009)Improving Transition Fault Test Pattern Quality through At-Speed Diagnosis., , , , , , , , , and 1 other author(s). ITC, page 1-9. IEEE Computer Society, (2006)