Author of the publication

Bit-Width Constrained Memory Hierarchy Optimization for Real-Time Video Systems.

, , , , , , and . IEEE Trans. Comput. Aided Des. Integr. Circuits Syst., 26 (4): 781-800 (2007)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed. You can also use the button next to the name to display some publications already assigned to the person.

 

Other publications of authors with the same name

Design of coded reference labels for indoor optical navigation using monocular camera., , and . IPIN, page 1-8. IEEE, (2013)Address Generation for FPGA RAMs for Efficient Implementation of Real-Time Video Processing Systems., , and . FPL, page 136-141. IEEE, (2005)Design Exploration of a Video Pre-processor for an FPGA Based SoC., , and . ARC, volume 3985 of Lecture Notes in Computer Science, page 87-92. Springer, (2006)Particle Measurement Volume and Light Intensity in a Shadowgraph Imaging System., and . IST, page 1-4. IEEE, (2018)Data partitioning for parallel implementation of real-time video processing systems., , and . ECCTD, page 213-216. IEEE, (2005)Ram Allocation Algorithm for Video Processing Applications on FPGA., , , and . Journal of Circuits, Systems, and Computers, 15 (5): 679-699 (2006)Towards calibration of outdoor multi-camera visual monitoring system., , , , and . ICDSC, page 17:1-17:6. ACM, (2018)Portability analysis of soft microprocessor for FPGA., , , and . MECO, page 5-8. IEEE, (2012)Impact of bit-width specification on the memory hierarchy for a real-time video processing system., and . DATE, page 752-753. European Design and Automation Association, Leuven, Belgium, (2006)C++ based System Synthesis of Real-Time Video Processing Systems targeting FPGA Implementation., , and . IPDPS, page 1-7. IEEE, (2007)