( en | de | ru )

 

Disambiguation

From post

копироватьудалитьдобавить публикацию в буфер
High-efficiency 0.3V OTA in CMOS 130nm technology using current mirrors with gain.

, , , и . PRIME, стр. 69-72. IEEE, (2022)

Please choose a person to relate this publication to

To differ between persons with the same name, the academic degree and the title of an important publication will be displayed.

Francesco Bettella

Protein secondary structure prediction using optimized scoring functions: a comparative statistical method. FU Berlin, (2009)

Francesco Pinosa

Francesco Solimena

Francesco Knechtli

Francesco Borgosano

 

Другие публикации лиц с тем же именем

A high-speed low-voltage phase detector for clock recovery from NRZ data., , , и . ISCAS (4), стр. 297-300. IEEE, (2004)Validation of a statistical non-linear model of GaAs HEMT MMIC's by hypothesis testing and principal components analysis., , , , , , и . ISCAS, IEEE, (2006)0.6-V CMOS cascode OTA with complementary gate-driven gain-boosting and forward body bias., , , , , , и . Int. J. Circuit Theory Appl., 48 (1): 15-27 (2020)High-Accuracy Low-Cost Generalized Complex Pruned Volterra Models for Nonlinear Calibration., , , , , , и . IEEE Trans. Circuits Syst. I Regul. Pap., 70 (9): 3534-3544 (сентября 2023)Sub-μW Front-End Low Noise Amplifier for Neural Recording Applications., , , и . PRIME, стр. 305-308. IEEE, (2022)A class-AB very low voltage amplifier and sample & hold circuit., , и . ECCTD, стр. 765-768. IEEE, (2011)Class-AB current conveyors based on the FVF., , , , , , и . ECCTD, стр. 1-4. IEEE, (2017)Current output stage with improved CMRR., , и . ICECS, стр. 543-546. IEEE, (2003)High-gain, high-CMRR class AB operational transconductance amplifier based on the flipped voltage follower., , и . Int. J. Circuit Theory Appl., 47 (4): 499-512 (2019)Design Solutions for Sample-and-Hold Circuits in CMOS Nanometer Technologies., , , , и . IEEE Trans. Circuits Syst. II Express Briefs, 56-II (6): 459-463 (2009)